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Novel electronic systems forming at oxide interfaces comprise a class of new materials with a wide
array of potential applications. A high mobility electron system forms at the LaAlO3/SrTiO3 inter-
face and, strikingly, both superconducts and displays indications of hysteretic magnetoresistance[1–
5]. An essential step for device applications is establishing the ability to vary the electronic con-
ductivity of the electron system by means of a gate. We have fabricated metallic top gates above
a conductive interface to vary the electron density at the interface. By monitoring capacitance and
electric field penetration, we are able to tune the charge carrier density and establish that we can
completely deplete the metallic interface with small voltages. Moreover, at low carrier densities,
the capacitance is significantly enhanced beyond the geometric capacitance for the structure. In the
same low density region, the metallic interface overscreens an external electric field. We attribute
these observations to a negative compressibility of the electronic system at the interface. Similar
phenomena have been observed previously in semiconducting two-dimensional electronic systems
[6–12]. The observed compressibility result is consistent with the interface containing a system of
mobile electrons in two dimensions [13, 15].
The origin of the conductivity of in the LAO/STO sys-
tem is still under debate (see, e.g., [13–15]). Hard x-
ray photoelectron spectroscopy measurements, scanning
conductance microscopy experiments, and delta-doping
studies demonstrate that the conductivity occurs within
a few nanometers from the interface [16–18]. One may ex-
pect that at the interface the carrier density can be tuned
by the electric field effect, similar to Si-MOSFET and
GaAs/AlGaAs-heterostructures. Indeed, prior experi-
ments have demonstrated that the conductivity and the
superconducting transition temperature can be changed
by applying electric fields from a metallic gate on the
back of the SrTiO3 substrate [3, 19]. However, a re-
cent study on the resistance and Hall effect suggests that
back-gating primarily alters the effective disorder, rather
than changing the carrier density [20]. Thus, it is im-
portant to demonstrate the tuning of the carrier density
by electric fields applied across the LaAlO3 cap layer,
rather than the SrTiO3 substrate. Determination of the
transport characteristics of the top-gate-tunable oxide in-
terface will shed light on the ground state of the electron
system at the oxide interface and lead to significant pos-
sible applications [21].
We fabricated capacitor devices on LAO/STO het-
erostructures by growing in-situ YBa2Cu3O7−δ (YBCO)
films on the surface of the LAO. As shown in Fig. 1(a),
we then patterned the YBCO films on top of the LAO
surface, and Nb films were deposited into ion-milled holes
to make ohmic contacts to the conductive layer at the
LAO/STO interface. Technical details of the sample fab-
rication are described in the Methods section. Each top
gate forms a two-terminal capacitor. The thickness of
the LAO layer is either 10 or 12 unit cells (u.c.). Fig.
1(b) displays a photograph of a sample, with electrical
leads wire-bonded to the ohmic contacts near the edge of
the wafer and a lead connected to a circular top gate.
The two-terminal capacitance of the capacitor device
is measured with a home-built capacitance bridge. The
bridge automatically adjusts exciting voltages on the two
arms of the bridge to null the charge signal at the bal-
ancing point, enabling us to measure the capacitance in
the frequency range between 1 Hz to 2 MHz, with ∼ 20
microradian resolution in the phase measurement of the
impedance. We can also vary the DC voltage on the top
gate and track how the capacitance varies with the gate
voltage (see Methods).
We performed capacitance C vs. top gate voltage Vg
measurements at T = 4.2 K, and typical characteristics
are shown in Fig. 2. Device 1 is fabricated on a sample of
12 u.c. LAO. On the top surface of the LAO film a circu-
lar top gate with a diameter of 200 µm is patterned. We
measured the capacitance between the top gate and the
conductive interface at frequency f ranging from 8 Hz to
2000 Hz while varying Vg. Fig. 2(a) displays the C vs. Vg
curves of Device 1. Similar curves for Device 2 are shown
in Fig. 2(b), where the LAO thickness is 10 u.c., and the
diameter of the top gate is 350 µm. Substantial leakage
(resistances of less than 5 MΩ) through the LAO bar-
rier occurs at voltages to the left of the red line drawn
in Fig. 2(a) and to the right of the red line drawn in
Fig. 2(b). Data in these regions were not used in further
analysis because the leakage resistance drops to a magni-
tude similar to the in-plane resistance of the device. The
leakage current alters the voltage across the device and
changes the charge distribution within the sample. By
examining the capacitance at high electron densities at
which interaction effects on the capacitance are usually
small, we determine the dielectric constant of the insu-
lating LAO layer in the device. Given the capacitance
values at Vg = 0 and at large positive Vg for Device 1,
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2the size of the gate, and the thickness of the LAO film of
each device, we determine the dielectric constant  ∼ 18
0, where 0 is the dielectric constant of vacuum. While
this value is lower than the dielectric constant of bulk
single crystals of LAO, it agrees with measurements of
thin films grown by MBE [25].
Both of the capacitor devices show a sharp depletion
signal at certain gate fields. For Device 1, at Vg < −0.2
V, the capacitance is strongly diminished, suggesting
that the electron density underneath the circular gate
is substantially suppressed by the electric field. In ear-
lier works [19, 20], the capacitance values between the
conductive interface and the back gate on the STO were
tracked as the back gate voltages Vb were changed. The
C − Vb curves did not show clear drops at the metal-
insulator transition. This fact was used to argue against
the claim of field-effect [20], but it may be attributed
to incipient ferroelectricity and charge trapping in the
STO [19]. In contrast, by applying voltages at top gates
across the LAO layers, we do not involve the STO sub-
strate since we keep both the interface and the back gate
DC-grounded. In this case, we observe a clear and sharp
depletion in the capacitance curves, which suggests the
electron carrier density at the interface is tuned to zero
with the applied gate electric field.
At low temperature the interface underneath the gate
in Device 2 (10 u.c. thick LAO layer) is not conduc-
tive at zero gate voltage. A positive Vg ≥ 0.28 V is
needed to create a conducting channel underneath the
top gate, even though the regions of the sample away
from the YBCO circular pads are still conductive (the
two-terminal resistance between the Nb ohmic contacts
is of the order of 500 Ω at 4.2 K). In testing these sam-
ples during at least four different coolings from room-
temperature to 4.2 K for each sample, we noticed that
the depletion voltage may vary slightly with thermal cy-
cling. However, the depletion voltage of devices with 12
u.c. LAO is always negative, whereas that for devices
with 10 u.c. LAO layers it is positive. This fact suggests
that the YBCO top gate tends to deplete the interface
underneath the gate. The farther the interface is away
from the gate, the smaller the depletion effect. This be-
havior might be attributed to the difference between the
work function of YBCO and the vacuum, to the polar
nature of the YBCO ionic layers, or to the strain effect
due to the lattice mismatching.
Close to depletion we observe a large enhancement of
the capacitance, which is shown in detail in the inset of
Fig. 2(a). At its peak, the capacitance is considerably
larger than Chd, the capacitance at high densities. Chd
∼ Cgeom = Ad , where  is the electric permittivity, A
and d are the cross section and the distance between of
electrode of the capacitor. (The difference between Chd
and Cgeom is usually small and is typically determined
mainly by the effective mass. Below, all the Cgeom val-
ues are treated to be same as Chd.) Such an enhance-
ment of capacitance is known to appear in high-mobility
2D-electron-system (2DES) and 2D-hole-system (2DHS)
samples. However, the size of the enhancement is usu-
ally a few percent [6, 8, 10, 11]. In these systems, mobile
carriers confined in 2D over-screen the external electric
field and enhance the capacitance at low carrier densi-
ties. Charging a capacitor C with charge e does not
simply require a change in voltage across the capacitor
δV = e/Cgeom. Because of the finite “thermodynamic
density of states” (TDOS) [26], dndµ in the 2D system,
charging the capacitor requires an extra voltage dµ/dneA ,
where µ is the chemical potential, and n is the carrier
density. Thus, as shown in Fig. 2(c), the measured
capacitance C is the in-series combination of the geo-
metric capacitance Cgeom and the quantum capacitance
Cq = Ae
2 dn
dµ :
1
C
=
1
Cgeom
+
1
Cq
=
1
Cgeom
+
1
Ae2 dndµ
. (1)
Therefore, with precise knowledge of the geometric ca-
pacitance, the measurement of the capacitance provides
a sensitive probe to determine the TDOS. This quan-
tity has been widely studied in 2D semiconductor devices
[6, 8–12].
For positive dndµ , the quantum capacitance diminishes
the measured capacitance from its classical (geometric)
value. The observed enhancement of C instead reveals
that dndµ is negative rather than positive. This phe-
nomenon is known as “negative compressibility” [6]. In
two dimensions, the compressibility is given by 1A
dA
dS =
n−2 dndµ , where S is the line pressure on the perimeter of
an area A. (This definition of the compressibility does
not include direct electron repulsion from the 2D layer.)
In semiconductor electronic systems, negative compress-
ibility has been found to result largely from the effects
of the exchange interaction which diminishes the energy
required to add an electron to a capacitor plate [7]. In
general, other effects may also lead to a measured nega-
tive electronic compressibility: the correlation energy or
the shifting of the center position of electrons in finite-
width quantum wells due to the application of the gate
voltage, and the interaction of the charge carriers with
non-electronic degrees of freedom such as phonons [7, 21].
In a free-electron system, the correlation enhancement is
calculated to be smaller than the effect of the exchange
interaction [22], and the effect of carrier position shift
should be small in a system where mobile carriers are
confined to only a few atomic layers.
The capacitance upturn at small n was observed at
low frequency (f < 15 Hz). As shown in the inset of
Fig. 2(a), as the frequency f decreases from 20 kHz to
20 Hz, the capacitance is independent of frequency over
a large range of Vg. However, at low densities, the peak
in C continues to grow larger and moves to lower gate
voltage as the frequency is reduced. This frequency de-
pendence is reproduced in other devices. Fig. 2(b) shows
the C−Vg curves of Device 2 with 10 u.c. LAO film. For
measurements at two different frequencies, the upturns
3coincide between 0.33 V ≤ Vg ≤0.4 V. Below Vg = 0.33
V, the curve taken at f = 14.231 Hz diminishes, whereas
that at f = 5 Hz keeps increasing and drops at lower Vg.
The overlapping part of these two capacitance curves is
the DC limit of the capacitance curve. In this regime,
the out-of-phase charging signal stays small and displays
a completely different trend (see the supplement). Mea-
suring at frequencies as low as 2 Hz, we have not found a
limit to the divergence. For these low frequencies, strik-
ingly, we observe a greater than 40% enhancement in the
sample capacitance, larger than has ever been previously
observed, even in high mobility GaAs-based devices [8–
10]. Presumably, at sufficiently low frequencies, disorder
will limit the sharpness of the upturn (as it does in GaAs
samples). Finally, the sheet resistivity of the layer at the
capacitance peak at 5 Hz exceeds 10 MΩ per square.
An interesting consequence of the negative quantum
capacitance is that the interface overscreens the external
electric fields. To explore the possible existence of this
overscreening effect, we carried out the field penetration
measurement using a technique developed by Eisenstein
[6, 7]. As shown in Fig. 3(a), the interface was grounded,
and we measured the current response on the top gate
as we applied a small AC excitation on the back gate.
The current is proportional to the electric field penetrat-
ing from the back gate through the grounded interface
(see Methods). The results are shown in Fig. 3(b) and
(c), in which
Iy
f is proportional to
dµ
dn , the inverse of the
compressibility. A negative divergence of the penetra-
tion field happens close to depletion, where the carrier
density is below 2 × 1012 cm−2. Here the carrier den-
sity is estimated by integrating the capacitance between
the top gate and the interface at the lowest measurement
frequency. The negative current observed at low car-
rier densities reveals that the electric field penetrating
through the metallic interface is negative, which arises
from overscreening of the external field by the mobile
electrons at the LAO/STO interface. To further explore
the electronic properties of the interface, we follow the
analysis of Ref. [9], which has shown that, for sufficiently
low frequency f , the penetration current Iy goes as
Iy =
2pifC1C2Vac
Cq
, (2)
where C1 is the geometric capacitance between the back
gate and the interface normalized by the area of the top
gate, Vac is the excitation voltage on the back gate, and
C2 is the geometric capacitance between the top gate
and the interface. We measure C1 and C2 directly. For
Device 1, C1 = 4.67 pF, C2 = 1.1 nF, and Vac = 20 mV.
For Device 2, C1 = 14.3 pF, C2 = 4.01 nF, and Vac =10
mV.
For Device 1, in the gate region Vg < -0.18 V, the
penetration current Iy is no longer proportional to f .
This might be attributed to the DC leakage in this region,
although we do not know the precise mechanism by which
a DC leakage would affect the measurement. The same
deviation occurs with Device 2 in the positive gate region
at Vg > 0.37 V. Consequently, we exclude these regions
in the analysis below.
We determine the quantum capacitance Cq and use
Eq. 1 to compute dµdn . Fig. 4(a) and (b) show the den-
sity dependence of dµdn of Device 1 and Device 2, respec-
tively. The zero of density is also somewhat uncertain,
since the measurement frequency at low densities is not
sufficiently low to fully charge the device. To lowest or-
der in the electron-electron interaction the ground state
energy consists of the average kinetic energy ~
2pi
2m∗n
2 and
the exchange energy − 13
√
2
pi
e2
pin
3
2 . Thus, for a homoge-
neous 2D electron gas in a very narrow quantum well,
the inverse compressibility is given by (see, for example,
[22, 23])
dµ
dn
=
d2E
dn2
=
~2pi
m∗
−
√
2
pi
e2
4pi
n−
1
2 , (3)
where n is the density of the mobile electrons, m∗ is their
effective mass, and  is the relative dielectric constant
of the electron system. At electronic densities for which
dµ
dn approaches the regime of negative values, correlations
may dominate this expression. Their effects on the com-
pressibility are described in Refs. [21, 22] for homogenous
electron systems.
Examination of the data in Fig. 4(a) (Device 1) reveals
a broad region of nearly constant dµdn , which we interpret
as the constant expected from Eq. 3 for the regime of
high electron densities. Under this assumption, the ef-
fective mass m∗ is found to be 0.12± 0.02 me. This
estimated value is an order of magnitude lower than the
theoretical prediction, in which the effective mass is de-
termined by the coupling of the Ti4+ orbitals and is found
to be about 1.6 – 4 me [24, 27]. The cause of this large
disagreement has not been identified. In our experimen-
tal setup, any offset in current reading due to the stray
capacitance may affect the estimation of m∗. However,
we measured this offset and found that it is less than 25%
of the measured Iy signal for Device 1 (see the supple-
ment), which could lead to 20% underestimation of m∗.
One possible cause for the small measured m∗ might be
that the YBCO top gate adjacent to the LAO layer affects
the electronic state at the interface underneath the gate,
for example, due to the strain induced by mismatching
lattices. Further, we emphasize that Eq. 3 holds for a
homogeneous electron gas. For inhomogeneous electron
systems additional terms arise in the energy functional
and the capacitance [21] which represent the interaction
between the charge carriers and all other degrees of free-
dom such as local potentials or phonons. In oxides, due
to the strong confinement of the electron system at the
interface [24], these terms are expected to be enhanced as
compared to standard, large bandwidth semiconductors.
Yet, because the terms cannot be reliably quantified at
present, they have not been included in this analysis, but
can affect the estimate of the effective mass.
4Attempts to fit to dµdn data with Eq. 3 at lower densities
do not yield a satisfactory fit. As the density is lowered,
the onset of negative compressibility is sharper than pre-
dicted by Eq. 3. We note that in this low density range,
the average distance between electrons equals at least the
thickness of the LAO layer. Thus, image charges distort
the standard 1r dependence of the Coulomb interaction,
thereby affecting the n-dependence of the compressibil-
ity [28]. Moreover, as shown in Fig. 4(c), near depletion
the sheet resistivity of the interfacial layer becomes much
larger than h/e2. Therefore, the electrons are localized
at low densities and the system may be outside of the
valid range of the Hartree-Fock model. Strong disorder
usually broadens the charging threshold for the structure
and blurs away any sign of negative compressibility, as
observed in GaAs heterostructures [10]. The observation
of negative compressibility in our disordered oxide inter-
face devices is therefore surprising.
The observation of negative compressibility suggests
that the interface behaves as a quantum mechanically
two-dimensional electron system, with electrons having
no degree of freedom to move in the direction perpen-
dicular to the interface. If there were several uncoupled
layers in the conductance channel, each layer would suc-
cessively screen the penetration field, and the field pene-
tration would be much smaller than that measured (Fig.
3). If these layers are coupled, one would expect strong
dipolar screening of externally applied fields and, con-
trary to our observations, we should see no penetration
field in the high density limit.
The large capacitance enhancement that results from
the negative compressibility offers a possible gating
mechanism to switch transistors using small gate volt-
ages. This could diminish heating issues in future logic
devices [21, 28, 29]. We emphasize that the observed
large enhancement of capacitance C is also affected by
the large geometric capacitance Cgeom. Taking deriva-
tives on both sides of Eq. 1, we get δCC = C
δCq
C2q
. As
a result, the device with larger Cgeom per unit area is
expected to have a larger relative enhancement of the to-
tal capacitance. Therefore, an interface capacitor device
with a thinner LaAlO3 layer could lead to even larger ca-
pacitance enhancement at low carrier densities. As ma-
terial quality improves it is plausible that at low densi-
ties the effective gate-layer capacitance could increase to
several times the geometric value. Transistors fashioned
from the oxide interface could then have an effectively
very “high-κ” electrode, allowing creation of small tran-
sistors that switch at low voltages and minimal gate to
channel leakage [29].
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Methods
The LaAlO3/SrTiO3 heterostructures were grown at
the Augsburg University using pulsed laser deposition
with in-situ monitoring of the LaAlO3 layer thickness
by reflection high energy electron diffraction. The sin-
gle crystalline SrTiO3 substrates were TiO2 terminated.
Their typical lateral size is 5 x 5 mm2 and their thickness
is 1 mm. The LaAlO3 layers were grown at an oxygen
pressure of 8x10−5 mbar at 780 oC to a thickness of 10
unit cells or 12 unit cells. For the top gate, we deposited
an in-situ 100 nm YBa2Cu3O7−δ (YBCO) layer at 760oC
and etched it to circular shape with H3PO4 acid. After
deposition of the YBCO, the samples were cooled to room
temperature in 0.5 bar of oxygen. The sputtered ohmic
Nb contacts filled holes patterned by etching with an Ar
ion-beam.
The capacitance of our devices is measured at MIT
with a home-built capacitance bridge. For a two-terminal
capacitor device C, the top gate is electrically connected
to one plate of a standard capacitor Cs ( typically 10
pF), and the voltage or current signal is monitored at
this “balance point” of the bridge, marked in Fig. 1(c).
A 1 mV AC excitation voltage is applied to the interface
of the device, the amplitude and phase of a balancing
voltage on Cs are adjusted to minimize the AC voltage
signal on the balance point. With the phase accuracy
better than 20 microradian, we can measure the capac-
itance signals with 20 ppm resolution. The capacitance
C is inferred from the balancing voltage. A DC voltage
Vg is applied to the top gate of the device to tune the
carrier density of the interface underneath the gate.
The field penetration effect is measured following the
experimental setup of Ref. [7] and [9]. As the interface
is grounded through an ohmic contact, we apply an AC
excitation voltage to the back of the SrTiO3 substrate,
and monitor the AC current coming out of the top gate
using a Ithaco 1211 preamplifier or the preamplifier of
the SR830 lock-in amplifier. The capacitance channel Iy
is proportional to the electric field penetrating through
the interface [6].
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FIG. 1: (color online) Sample layout and the capacitance
bridge setup. (Panel a) Sketch of the oxide interface lay-
out. A thin layer of LaAlO3 ( 10 u.c. or 12 u.c.
thick ) is deposited onto the top of a SrTiO3 substrate.
YBa2Cu3O7−δ (YBCO) top gates are deposited and pat-
terned above the LaAlO3 layer, and Nb ohmic contacts are
deposited close to the corners of the wafer. (Panel b) Picture
of a YBCO/LaAlO3/SrTiO3 sample with leads attached. The
wafer is square with side-length 5 mm. The diameter of the
YBCO circular top gates varies between 50 µm and 500 µm.
(Panel c) Setup sketch of the capacitance bridge. In one arm
of the bridge, C stands for the sample capacitor, excited by
an AC excitation voltage Ve. In the other arm, another AC
voltage Vs with the same frequency is applied to a standard
capacitor Cs. The signal at the balancing point is measured
with a pre-amplifier and a lock-in amplifier. During the mea-
surement, with the phase and the amplitude of the excitation
voltage Ve stable, the balancing voltage Vs is varied both in
phase and in amplitude to null the signals at the balancing
point.
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FIG. 2: (color online) The gate voltage dependence of the
capacitance. (Panel a) The C − Vg curve of Device 1 with
diameter 200 µm and 12 u.c. thick LaAlO3 layer. The curves
are taken at T = 4.2 K at various frequencies between 8 Hz
and 2000 Hz. The capacitance at high carrier density Chd is
marked with an arrow. As shown in the inset for the region
near the depletion, the capacitance values at low carrier den-
sities increase and exceed Chd. At Vg smaller than - 0.22 V,
marked by the red dashed line, we note that the capacitance
curves are frequency dependent, which is probably a result
of DC leakage through the LaAlO3 barrier. (Panel b) The
C − Vg curve of Device 2 with diameter 350 µm and 10 u.c.
thick LaAlO3. The capacitance at high carrier density Chd
is again marked with an arrow. The enhancement of the ca-
pacitance is even more pronounced as the peak of C is about
40% larger than Chd at f = 5 Hz. For this device, a leak-
age current develops at higher Vg and the 5 Hz capacitance
measurement becomes noisier. The red dashed line indicates
a leakage resistance of 5 MΩ. (Panel c) Equivalent circuit of
geometric capacitance Cgeom and the quantum capacitance
Cq. The charging of the electrodes is represented by arrows.
The geometric capacitance Cgeom is determined by the di-
mensions of our device, marked as Chd in Panel a and b. The
quantum capacitance Cq is defined as Ae
2 dn
dµ
, where A is the
effective area of the capacitor, n is the carrier density, and µ
is the chemical potential. The quantum capacitance reflects
how the chemical potential µ changes as n varies. It is de-
termined by the kinetic energy, the exchange energy, and the
correlation energy of the electronic system [21].
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FIG. 3: (color online) Penetration field measurement. (Panel
a) Sketch of the penetration electric field setup. With the in-
terface grounded, we apply an external electric field E0 from
the back gate to the interface and detect the electric field
that penetrates through the grounded interface layer. The
penetration field Ep is determined by measuring the current
from the top gate of the device. In principle, the penetration
current Iy should be proportional to the frequency f , when f
is small enough to allow full charging of the interfacial layer.
(Panel b) The penetration current Iy divided by the mea-
surement frequency for Device 1 at T = 4.2 K measured at
three excitation frequencies. The LaAlO3 thickness is 12 u.c.
At Vg near zero, the penetration current is proportional to
f , and is constant over a broad range -0.05 V ≤ Vg ≤ 0.05
V. For Vg < -0.18 V, Iy/f displays a frequency dependence,
likely due to effects of current leakage through the LAO layer.
(Panel c) The penetration current Iy divided by the measure-
ment frequency for Device 2 at T = 4.2 K measured at two
selected frequencies. The LaAlO3 thickness is 10 u.c. At 0.31
V < Vg < 0.34 V, the negative values of the penetration cur-
rent demonstrate that the penetration field Ep points in the
opposite direction to the external field E0; the conductive in-
terface overscreens the external fields at low carrier densities.
This overscreening comes from electron-electron interaction,
and it is generally called “negative compressibility”. At larger
Vg > 0.37 V , we notice again a f -dependent signal which
develops at gate voltages where there is measurable current
leakage through the LAO barrier.
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FIG. 4: (color online) The inverse thermodynamic density
of states dµ
dn
determined from penetration field measurements
on Device 1 (Panel a) and Device 2 ( Panel b). Using the
measured capacitance C between the top gate and the oxide-
interface layer, the electron density at the interface is deter-
mined by integrating the C vs. Vg curve at the lowest fre-
quency we achieved. Note for the electron density n below 2
× 1011 cm−2, there is uncertainty in determining n, since we
cannot measure the capacitance at sufficiently low frequencies
for full charging of the layer. (Panel c) The lateral resistivity
vs. the electron density n of a different device fabricated in
the same 10 u.c. LaAlO3/SrTiO3 wafer. The diameter of this
device is 500 µm. The resistivity is determined by tracking the
frequency dependence of the out-of-phase charging signals. (
See the supplement )
Supplementary Material
1 Out-of-phase signals in the capacitance measurements
In the capacitance measurements, both the in-phase charging signal and the out-of-phase charging signal provide
useful information. As shown in the electronic setup sketch in Figure 1 in the main text, the in-phase balancing
measures the sample device capacitance C . Sometimes a small out-of-phase component is needed to null the
bridge, due to the conductance or the inductance of the sample device. This out-of-phase component is particularly
important in finite frequency region when the sample is close to depletion. In this case, the lateral resistance is so
large that the capacitor device does not charge fully in response to the ac voltage at the measurement frequency of
the capacitance bridge. A simple model of this situation is a two-element circuit with a capacitor C and a resistor
R in series. In charging the capacitor C through the resistor R, the in-phase capacitance signal drops to half at
frequency fR = 12piRC , and the out-of-phase signal peaks at the same frequency.
The charging of our devices is more complicated than a simple RC circuit, because of the finite cross-section of
our circular device and the large value of the lateral resistance. Our device is similar to a distributed RC network,
shown in Figure 1(a), where the capacitances per unit area are in parallel with each other and connected by a finite
lateral resistance r . At the edge of the circular device, the network is connected to the rest of the conductive interface,
finally to the ohmic contacts. The charging response of this kind of distributed RC network was calculated in detail
in Ref. 1 for circular disk, which finds that the peak in the out of phase signal occurs at fR = 1.3/CRl , where C is the
capacitance in DC limit, and Rl is the lateral resistivity per square.
The distributed RC network model provides a better fit to our measurements than the simple RC model,
especially for frequencies beyond the peak in the out of phase signal. An example of the frequency dependence
of the in-phase and out-of-phase capacitance charging signals are shown in Figure 1(b) and 1(c) for a device in the
10 u.c. LaAlO3/SrTiO3 sample. The diameter of this circular device is 500 µm. A top gate voltage Vg is varied to tune
the carrier density n, which is determined by the geometric capacitanceCgeom and∆Vg , the difference between the
current gate voltage and the completely depletion gate voltage. For clarity, only three sets of curves are plotted in
Figure 1(b) and 1(c). At low f , C stays constant and the out-of-phase signal is close to zero. As f increases above
the loss peak frequency fR ,C rapidly diminishes, whereas the out-of-phase signal peaks at the same frequency. The
fits of the in-phase C − f curves are using the distributed RC network are plotted in solid lines. As shown in Figure
1(b), the measured C − f curves display a long tail at f > fR . The measured drop-off of C at fR is less abrupt than
that given by the simple RC model, whereas the distributed RC network model tracks closely of the diminishing at
f up to fR . In the frequency region higher than fR , the measured C − f curves deviates from the prediction of the
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network model.
The same trend is also seen in the out-of-phase signal. In Figure 1(c), the out-of-phase charging signals are
compared with the modeling curves using the RC network model. For each data set at certain carrier density,
between 10 Hz and fR , all of the modeling curves track the measured results. But the measured higher frequency
part is smaller than the prediction. The reason might be attributed to the giant dielectric constant of the SrTiO3
substrate. The electronic system at the STO/LAO interface is the conductance channel connecting the capacitor
device to the ohmic contact. The shunt capacitance between the interface and the grounded back gate is quite
large ( ∼ 3.7 nF, see the second part of the supplement material) due to giant dielectric constant of SrTiO3 at low
temperature. The lateral two-point resistance is in the order of 100 - 1000Ω. As a result, there is a considerable loss
of the signal and phase-rotation in high frequency region.
Although the fitting is not perfect at high frequencies, we can still obtain a good measurement of fR from fitting
to the lower frequency portions of each of the data sets. The lateral resistance is determined qualitatively as Rl =
1.3/C fR with the distributed RC network model. The result is plotted in Figure 2 against the electron density n. The
lateral resistance Rs increases from about 10 kΩ per square to about 20 MΩ per square near the depletion. We note
that at density n lower than 2 -3 × 1012 cm−2, the lateral resistance is already bigger than the quantity h/e2.
2 Capacitance measurements using the back-gate and back-gating
We carried out capacitance measurements to determine the dielectric constant of the SrTiO3 substrates in our
samples. Figure 3(a) displays the frequency dependence of the capacitance between the back gate and the interface.
At low frequency, the capacitance C stays almost constant. In the high frequency end, C curve decreases because
of the finite conductance of the leads and the interface. The low frequency capacitance value C ∼ 3700 pF is used
to estimate the dielectric constant of the SrTiO3 substrate. Given the size of the substrate (5 mm × 5 mm and 1 mm
thick), the dielectric constant of the substrate is about 1.67×104²0, where ²0 is the vacuum permittivity.
The dielectric constant of the SrTiO3 substrate is also measured by applying electric field from the back gate
to tune the carrier density at the interface. Figure 3(b) shows the effect of the back gate on the penetration field
measurements. We applied different negative DC voltages Vb on the back gate to bring more charges into the
interface and tracked the penetration current vs. the top gate Vg traces. The depletion top-gate voltage changes
from 0.3 V at zero back gate voltage Vb , to about 0.25 V at Vb = -25 V, then to about 0.20 V at Vb = -50 V. Thus, the
carrier density indeed changes when the back gate voltage is applied. Since the geometric capacitance does not
change at different back gate voltage Vb , we can infer the change of the carrier density as the depletion voltage Vg
varies. Given the capacitance between the top gate and the interface and the size of the top gate in Device 2, the 0.1
V change inVg corresponds to a change in the carrier density 2.67×1012cm−2. This yields a dielectric constant of the
SrTiO3 substrate at different back gate voltage, which is displayed in Figure 3(c). The values at finite Vb are smaller
than the dielectric constant ( 1.67×104²0 ) obtained by direct capacitance reading at zero bias. The difference reflects
the nonlinear dielectric response of SrTiO3 substrate 2;3. The larger the electric field on the substrate is, the smaller
polarization it generates. Thus the dielectric constant is smaller at larger applied voltage.
We note that a side-effect of applying back gate voltage Vb is the reduction of the negative divergence of the
penetration current Iy . It might be a result of the disorder brought by the back-gating, as observed in Ref3. Further
studies are needed to understand the effect of the back-gating.
3 Stray background in the penetration field measurement
An offset in the penetration field measurements affects our estimation of the effective mass of the interface. The
offset is caused by the stray capacitance between electric leads. We worked to reduce the stray capacitance by using
shielded cables up to very close to the sample. As a check of the effectiveness of this shielding, we measured the
stray capacitance from an unattached electric lead close to a measured pad. The capacitance reading is in the
order of 10−3 pF, whereas a typical capacitance value of our device is in the order of 1 nF. For the penetration field
configuration, the measured current to the unattached lead is plotted in Figure 4 and compared with the penetration
current data of Device 1 as the voltage varies. The measurement frequency is 8 Hz and the temperature is 4.2 K. As
shown in Figure 4, the stray capacitance only gives a small positive background, which is less than 25 % of the
penetration current signal of Device 1. The background signal does not change as the gate voltage is applied to
this unattached wire. Note for free electrons the penetration current Iy is proportional to
dµ
dn , which equals
~2pi
m∗ −√
2
pi
e2
4pi²n
− 12 if we neglect the effect of correlations. The offset of Iy can shift the magnitude of
dµ
dn equally at different
Vg , but does not affect the curvature of the curve of
dµ
dn vs. n. Therefore, the stray capacitance background may
make us underestimate the effective mass by at most 20 %.
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Supplementary Figure 1 | Charging capacitor devices in finite frequency. (Panel a) Sketch of the charging model of a
distributed RC network. (Panel b) The in-phase C vs. f curves taken at selected gate voltages and T = 4.2 K. The thickness of
LAO is 10 u.c. and the diameter of the circular top gate is 500 µm. The smooth curves are results of fitting with the distributed
RC network. ( Panel c ) The frequency f dependence of the out-of-phase charging signal taken in the same conditions. The
results of fitting using the distributed RC network are also plotted in solid lines.
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Supplementary Figure 2 | Lateral resistance of the interface in the capacitor devices. Lateral resistance is inferred from the
frequency dependence curves of the in-phase and out-of-phase charging signals using the distributed RC network model. The
h/e2 value is marked in the dashed line. The electron density is determined by integrating theC vs. Vg curve of the device. The
device starts to leak at about 3.5×1012 cm−2. However, for the density region shown here, the leakage distorts the out-of-phase
signal only at f <100 Hz, which does not affect the determination of fR or Rl .
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Supplementary Figure 3 | The effect of back gate. (Panel a) The frequency dependence of the capacitance between the back
gate and the interface taken at T = 4.2 K. Using the low frequency capacitance value, we calculate that the dielectric constant of
the SrTiO3 substrate is about 1.67×104²0. (Panel b) Normalized penetration currents Iy/I 0y vs. top gate voltage Vg on Device 2
taken at different back gate voltages Vb . The temperature is 4.2 K and the excitation voltage is 10 mV. The normalized factor I
0
y
is the penetration current when the interface is completely depleted by the top gate. The applied negative back gateVb changes
the depletion voltage at the top gate. (Panel c) Using the capacitance value from the top gate to the interface, we infer that a 0.1
Volt change corresponds to a carrier density change of 2.67×1012 cm−2. Using this density change, we infer that the dielectric
constant of the SrTiO3 substrate at various back gate voltageVb (solid square). The zero bias dielectric constant is shown as the
dashed line. As Vb increases, the dielectric constant of the substrate decreases greatly from the zero bias value.
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Supplementary Figure 4 | The stray capacitance signal in the penetration current measurements. The current signal
between a back gate and an unattached lead is shown for comparison to the penetration current Iy measured from the top gate
for Device 1. The temperature T = 4.2 K and the excitation voltage Vac is 20 mV.
